

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/807,094	03/22/2004	Robert Tod Dimpsey	AUS920040059US1	3839
35525 75	11/21/2006		EXAMINER	
IBM CORP (Y	(A)		FLOURNOY, HORACE L	
C/O YEE & AS P.O. BOX 8023	SOCIATES PC		ART UNIT	PAPER NUMBER
DALLAS, TX	= =		2189	
			DATE MAILED: 11/21/2006	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/807,094	DIMPSEY ET AL.				
Office Action Summary	Examiner	Art Unit				
	Horace L. Flournoy	2189				
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet w	ith the correspondence address	••			
A SHORTENED STATUTORY PERIOD FOR R WHICHEVER IS LONGER, FROM THE MAILIN Extensions of time may be available under the provisions of 37 Clatter SIX (6) MONTHS from the mailing date of this communication of 18 No period for reply is specified above, the maximum statutory provided to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	IG DATE OF THIS COMMUN FR 1.136(a). In no event, however, may a on. period will apply and will expire SIX (6) MO statute, cause the application to become A	ICATION. reply be timely filed NTHS from the mailing date of this communication BANDONED (35 U.S.C. § 133).				
Status		•				
 1) Responsive to communication(s) filed on 2 2a) This action is FINAL. 2b) 3) Since this application is in condition for all closed in accordance with the practice unit 	This action is non-final. lowance except for formal ma		s is			
	dei Ex parte Quayle, 1955 C.). 11, 100 0.0. 210.				
Disposition of Claims						
4)	hdrawn from consideration. 28 is/are rejected. jected to.					
Application Papers						
9) The specification is objected to by the Exa	miner					
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the control of the control						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority documents of the priority documents. 2. Certified copies of the priority documents. 3. Copies of the certified copies of the application from the International But * See the attached detailed Office action for the second sec	ments have been received. ments have been received in priority documents have bee ureau (PCT Rule 17.2(a)).	Application No n received in this National Stage	•			
		•				
M. J						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-94 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 10/5/06.	8) Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application				

DETAILED ACTION

The instant application having Application No. **10/807,094** has a total of $\underline{28}$ claims pending in the application; there are $\underline{4}$ independent claims and $\underline{24}$ dependent claims, all of which are ready for examination by the examiner.

INFORMATION CONCERNING OATH/DECLARATION

Oath/Declaration

The applicant's oath/declaration has been reviewed by the examiner and is found to conform to the requirements prescribed in **37 C.F.R. 1.63**.

ACKNOWLEDGEMENT OF REFERENCES CITED BY APPLICANT

As required by M.P.E.P. 609(c), the applicant's submission of the Information Disclosure Statements dated 10/5/2006, 5/31/2006, 4/25/2006, 03/27/2006, and 06/30/2005 are acknowledged by the examiner and the cited references have been considered in the examination of the claims now pending. As required by M.P.E.P. 609(c), a copy of the PTOL-1449 initialed and dated by the examiner is attached to the instant office action.

REJECTIONS NOT BASED ON PRIOR ART

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claims 26-28 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Claims 26-28 are rejected under 35 U.S.C. 101 as not being directed to patent-eligible subject matter. In accordance with the current "Interim Guidelines for Examination of Patent Applications for Patent Subject Matter Eligibility", the computer readable medium includes intangible elements such as communications links (as outlined on page 59 of the applicants specification).

REJECTIONS BASED ON PRIOR ART

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States

Art Unit: 2189

only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-6, 9, 11, 13-14,16-22, 24 and 26-28 are rejected under 35 U.S.C. 102(e) as being anticipated by Maxwell, III et al. (U.S. Patent Number 6,973,417 hereafter referred to as Maxwell).

With respect to independent claim 1,

"A method in a data processing system for generating coverage data during execution of code in the data processing system, [Maxwell discloses in the abstract, lines 1-5,"A method and system for simulating the execution of a software program on a simulated hardware system. An instrumented software program is divided into program segments delineated by tags and is then analyzed for data describing the program segments."] the method comprising: responsive to executing an instruction in the code by a processor in the data processing system, [Maxwell discloses in column 2, lines 24-26, "A target program is compiled into object code, and the object code is downloaded into a processor memory model within the hardware simulator."] determining whether an access indicator is associated with the instruction; [See FIG. 1, element 24: "Assembly Analyzer", See "data accesses" and all associated text within specification] and if the access indicator is associated with the instruction, changing, by the processor, a state of the access indicator when the instruction is executed, [See FIG. 1, element 24: "Assembly Analyzer", See "data accesses" and all associated text within specification] wherein coverage data is generated during execution of the code

Art Unit: 2189

by the processor." [Maxwell discloses this limitation in the abstract, lines 21-

<u>24</u>.]

With respect to independent claim 13,

"A data processing system comprising: an instruction cache, [See FIG. 2B, element 58, See all associated text within specification] wherein the instruction cache receives instructions and marks an instruction as executed in response to detecting a signal indicating that the instruction has been executed; and a processor unit, [Maxwell discloses in column 4, lines 6-10, "...the system further maintains an instruction cache image that keeps a record of the contents of an instruction cache of a simulated processor of the simulated hardware system. The system updates the instruction cache image after a program segment is executed."] wherein the processor unit generates the signal when the instruction has completed execution." [See FIG. 2B, element 50, See all associated text within specification]

With respect to independent claims 26 (and 17),

"A computer program product in a computer readable medium for generating coverage data during execution of code in the data processing system, [disclosed in column 1, lines 33-34, "software program"] the computer program product comprising: first instructions, responsive to executing an instruction in the code by a processor in the data processing system, for determining whether an access indicator [See FIG. 1, element 24: "Assembly Analyzer", See "data accesses" and all associated text within specification]

Art Unit: 2189

is associated with the instruction; and second instructions, if the access indicator is associated with the instruction, for changing, by the processor, a state of the access indicator when the instruction is executed, [Maxwell discloses in column 4, lines 6-10, "...the system further maintains an instruction cache image that keeps a record of the contents of an instruction cache of a simulated processor of the simulated hardware system. The system updates the instruction cache image after a program segment is executed."] wherein coverage data is generated during execution of the code by the processor." [Maxwell discloses this limitation in the abstract, lines 21-24.]

With respect to claims 2, 18, and 27,

"The method of claim 1, wherein the changing step comprises: receiving a signal at an instruction cache in the processor from a processor unit in the processor; [Maxwell discloses in column 4, lines 6-10, "...the system further maintains an instruction cache image that keeps a record of the contents of an instruction cache of a simulated processor of the simulated hardware system. The system updates the instruction cache image after a program segment is executed."] and responsive to receiving the signal, changing the state of the access indicator by the instruction cache." [See FIG. 1, element 24: "Assembly Analyzer", See "data accesses" and all associated text within specification]

Art Unit: 2189

With respect to claims 3, 16, 19

"The method of claim 2, wherein the processor unit is one of a completion buffer and a processor functional unit." [Maxwell discloses in column 2, lines 21-23, "To achieve this degree of accuracy for a highly complex target processor,

functions are often represented with detailed structures."]

With respect to claim 4,

"The method of claim 1 further comprising: marking selected instructions in the code for generating the coverage data by associating access indicators with selected instructions in the code." [See column 5, lines54-67]

With respect to claims 5, 21, 28

"The method of claim 1, wherein instructions in the instruction cache are located in different positions within the instruction cache [See FIG. 2B, elements 80, 58 and 52. Maxwell teaches instructions located in different positions of the instruction cache (elements 80, 58, and 52).] and wherein the signal includes an identification of a position in the instruction cache for the instruction." [See FIG. 2B, element 50 and all associated text within specification]

With respect to claim 6,

"The method of claim 1, wherein the access indicator is located in a field in the instruction." [See column 5, lines54-67]

Art Unit: 2189

With respect to claim 9,

"The method of claim 1, wherein the access indicator is an instruction access indicator." [See column 5, lines 54-67]

With respect to claims 11, 24

"The method of claim 1, wherein access indicators are associated with every instruction within the code." [See column 5, lines54-67]

With respect to claims 14, 20, 22,

"The data processing system of claim 13, wherein an instruction access indicator associated with the instruction is set to make the instruction as executed." [See column 5, lines54-67]

Allowable Subject Matter

Claims 7-8, 10, 12,15, 23, and 25, are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

CONCLUSION

Direction of Future Correspondences

Any inquiry concerning this communication or earlier communication from the examiner should be directed to Horace L. Flournoy whose telephone number is (571) 272-2705. The examiner can normally be reached on Monday through Friday 8:00 AM to 5:30 PM (ET).

Important Note

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reginald G. Bragdon can be reached on (571) 272-4204. The fax phone numbers for the organization where this application or proceeding is assigned is (703) 746-7239.

Information regarding the status of an Application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or PUBLIC PAIR. Status information for unpublished applications is available through Private Pair only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 10/807,094 Page 10

Art Unit: 2189

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571) 272-2100.

Horace L. Flournoy

Reginald G. Bragdon

Patent Examiner Art unit: 2189

Supervisory Patent Examiner Technology Center 2100

ans Chansen

MANO PADMANABHAN SUPERVISORY PATENT EXAMINER